Metal organic pentacene based low voltage organic thin film transistors with field effect mobility as large as 0.8 cm 2 /V -1 .s -1 and on/off current ratio larger than 10 6 have been fabricated. Thin films deposited by evaporation at different deposition rate has different morphology which leads to a difference in transistor characteristics. The films with a deposition rate of 2A/sec has better morphology and also the transistor behavior. AFM (atomic force microscope) and STM (scanning tunneling microscope) were used to understand the morphology and ordering of the molecules on the silicon surface which helps the transistor to operate at low voltages. The results presented here show a strong correlation between molecular ordering and the need of well-ordered films for the performance of organic thin film transistors (OTFT's).
Introduction
Organic materials have been drawn intensive attention as active layers in diverse electronic applications, especially for organic thin film transistors (OTFTs) [1] [2] [3] [4] [5] [6] , organic light-emitting diodes (OLEDs) [7] [8] [9] and organic solar cells [10] [11] [12] .
Pentacene is one of the most well characterized organic semiconductor which demonstrates the remarkable field-effect mobilities in OTFTs (0. 3- [15] ). Despite these advances, the practical applicability of pentacene has been rendered by the poor solution processability in organic solvents and poor stability in ambient environment [16] . The progresses in modifying the pentacene structure are recently highlighted [17] [18] [19] [20] . A recent notably example is the modification of pentacene to 6,13-bis(triisopropylsilylethynyl)pentacene (1) by Anthony and co-workers for OTFT applications [21] [22] [23] .
The field-effect mobilities of 1 have been reported as 0.05 cm Herein, we introduce an optimized organic field effect transistors based on 6,13-bis(triisopropylsilylethynyl) pentacene 1 as active material. The compound was readily prepared with product yields up to 91% using a synthetic strategy based on a simple iterative and convergent Pd/Cu-coupling and desilylation protocol. Later, the material was purified by train sublimation process. We are interested in this molecule because of its molecular ordering with a smooth morphology. For device fabrication, thin films were deposited by thermal evaporation under high vacuum at room temperature on patterned silicon dioxide substrates. The charge carrier mobility at room temperature extracted from FET measurements is up to 0.8 cm 2 /V -1 s -1 . It is explained that better morphology of the films and molecular ordering is important for the charge transport. Thin films were deposited with a deposition rate of 0.1, 2, & 5 Å/s on top of patterned substrates under high vacuum conditions at room temperature. It is explained that the difference in the deposition rate affects strongly the mobility and it is seen in the morphology of the films. One mono-layer (ML) of the films at the optimal deposition rate studied by STM, reveals a clear molecular ordering which could be a possible reason for the low voltage operation & high mobility of the transistor.
The OFET is based on the common substrate-gate structure. Gate oxide SiO 2 layer (100 nm, permittivity = 3.9) was thermally grown on n-type Si substrates (the gate electrode). Image reversal photolithography technique was used to form opening on the photoresist layer for the source and drain patterns on the gate oxide. The substrate was then loaded onto a thermal evaporation system. Source and drain metal layer, consisting of the lower Ti adhesion film (10 nm) and the upper Au conductive film (50 n.m) was deposited by thermal evaporation. After metal film deposition, standard liftoff process in acetone were used to remove excess metal films on top of the photoresist pattern, leaving behind the Ti/Au source/drain contact pattern.
The source/drain metal pattern on gate oxide substrate was thoroughly rinsed and cleaned in IPA (isopropyl a1cohol) and To confirm the molecular ordering, STM measurements were used to study one monolayer film on a heavily doped Silicon surface which was used for the transistor devices. 
Results and discussions

